Verilog Conditionals

Must be wrapped within a Verilog Procedural Blocks

if (condition)
	statement;
else if (condition2)
	statement;
else
	statement;