Verilog Case Statement

case (select)
	2'b00: out = a;
	2'b01: out = b;
	default: out = 0;
endcase