Verilog Combinational Sequence

Outputs that depend only on current inputs.

• No Clock Wire
• No State

Assignments

always_comb
assign