A Controller Chip within the CPU used for managing memory from RAM. Consults a TLB before direct access.
