Static RAM used to store instructions for quicker processing by the CPU. L1 and L2 cache are independent to cores L3 cache is shared across all cores
