Verilog Ternary Operator

assign out = sel ? a : b;