Verilog Concatenation

{a, b} // join signals
{4{a}} // repeat: aaaa
{cout, sum} // most significant bit first