Verilog D Flip Flop

module d_flipflop (
	input logic clk,
	input logic reset,
	input logic d,
	output logic q
);
	always_ff @(posedge clk or posedge reset) begin
		if (reset)
			q <= '0;
		else
			q <= d
	end
endmodule