Verilog Reg

These are verilog nets that represent storage elements. Often used in Verilog Procedural Blocks