Verilog AND Gate

module and_gate (
	input wire a,b,
	output wire and_out
);
	assign and_out = a & b;
endmodule